Introduction
CMOS performance has been improved by the geometric scaling of the MOSFET structure to achieve high switching speed and low power consumption [1] . However, the scaling technology has become extremely expensive and complicated to gain the equivalent outcome. Since the transistor size has entered in a nano-scale regime, such improvements is no longer valid because of, 1) RC delay, 2) high leakage current due to the short channel effects and 3) threshold voltage shift due to the device size fluctuation. For further improvement, new structural alternatives are required, i.e., UTB, multi-gate, and nanowire [2] - [4] . From these alternatives, we have investigated on performance enhancement of Si nanowire transistors by introducing strain due to the peripheral thermal oxidation induced stress to the channel core [5] , [6] . For further understanding of carrier transport mechanism in confined nano structure, electrical characteristics of the strained-nanowire FETs under low temperature are investigated to evaluate the influence of electron-phonon scattering in the device performance under low temperature.
Experiments
Si nanowire FETs are fabricated using SOI wafer, which consists 140nm of BOX layer, 45nm of active Si layer, and 15nm of cap-SiO 2 layer. Resistivity of the Si layer is 7~14Ω. Si nanowires are defined by EB lithography and dry etching. Nanowires are then oxidized at 850°C for 3h to introduce tensile stress in the wire core [6] . These nanowire devices are the back-gate controlled type, and all the electrical measurements are evaluated in accumulation mode. After the fabrication, we evaluated the electrical properties at temperature from 10K to 300K, with V d =0.01V, V s =0V, V bg =0~37V, and voltage step of V bg_step =0.1V. We also investigated the potential profile and electric field profile of the Si nanowires using three-dimensional (3D) device simulation. Figure 1 shows the 3D device simulation results for the strained nanowire FETs (s-nwFETs); (a) potential profile and (b) electric field profile along the channel direction. For the both profiles, the device was evaluated at V bg =10V and V d =0.1V. The simulation results show that the potential and the electric field are uniform inside the nanowire. Note that the electric field is crowded at the bottom edge of the nanowire. the increase in gate insulator thickness, that is caused by the oxidation from BOX layer. We confirmed that the improvement in drive current; 26% increased in W=155nm and 177% increased in W=5000nm by lowering the temperature of the measurement environment from 280K to 20K.
Results and Discussions
Transconductance (g m ) is defined by the following equation,
where W is nanowire width, L g is gate length, ε i is insulator permittivity, t OX is gate insulator thickness, μ is carrier mobility, and V d is drain voltage. g m is normalized by the structure factors. Since t OX and W are variables, g m is needed to be corrected as
where g m * is the normalized transconductance. is enhanced by a factor of 1.4 for W=155nm and 3.2 for W=5000nm, as temperature is lowered from 280K to 20K. This improvement in g m * , hence, the improvement in electron mobility, is due to suppression of reduction of electron-phonon scattering [8] . As lowering temperature, g m * MAX of W=5000nm has strong dependence on temperature. While g m * MAX of W=155nm shows weak dependence against temperature. CMOS performance can be enhanced by operating at low temperature, because of suppression of electron-phonon scattering at low temperatures [8] . Therefore, the enhancement in both devices with W=5000nm and W=155nm is attributed to the reduction of electron-phonon scattering. According to the previous research, average mean free path (MFP) of phonon in Si is estimated to be around 300nm [9] . The number of phonon mode is reduced, because the device size is much smaller than the MFP of Si at room temperature, resulting suppression of the electron-phonon scattering. This indicates that the devices smaller in size than MFP has discrepancy in mechanism of electron-phonon scattering compared to that for bulk. This also indicated that the influence of phonon depends on the device size, if the device size is smaller than MFP. Figure 3 (b) shows the values of subthreshold slope (S factor) as a function of temperature. S factor are improved as temperature decreases. For example, S factor decreases 78% in W=5000nm s-nwFETs and 58% in W=155nm s-nwFETs as temperature decreases from 280K to 20K. This indicates that improved switching-off performance at low temperature can be achieved for strained nanowire FETs.
Conclusions
We evaluated the temperature dependence of normalized transconductance, g m * , the maximum value of g m * , and the subthreshold hold slope in s-nwFETs by evaluating I d -V bg at temperatures from 280K to 20K. As a result, g m * was enhanced by a factor of 1.4 for W=155nm and 3.2 for W=5000nm. S factor showed improved switching-off performance for s-nwFETs. This is due to the suppression of electron-phonon scattering at low temperature. The size effect in g m enhancement indicates that the influence of electron-phonon interaction is different compared to that in bulk when the device size becomes smaller than MFP of phonon. 
